Employer will accept a Masters degree in Computer Engineering, Computer Science, Electrical Engineering, or related field, and 4 years of work experience in job offered or in a silicon developmentrelated occupation.br br Experience must include 24 months of experience in the followingbr 1. ASIC and Systems Development;br 2. At least one HDL language System Verilog, Verilog, or VHDL;br 3. At least one scripting language TCL, Python, Perl, or Shellscripting;br 4. Building high quality System Verilog and UVM based verification environments;br 5. Constraint random test benches and functional coverage;br 6. Writing constrained random and directed tests;br 7. EDA tools such as Questa or Verdi.

Categorias: eb3

0 comentário

Deixe um comentário

Espaço reservado para avatar

O seu endereço de e-mail não será publicado. Campos obrigatórios são marcados com *