Masters or foreign degree equivalent in Electrical Engineering or related. Coursework or Academic project experience must include VHDL Verilog Programming; Object Oriented Programming OOP concepts with focus on languages C and Java; Verification Testbench development methodologies; VLSI Systems Design; and Computer Architecture.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *